## MC3479

## Stepper Motor Driver

The MC3479 is designed to drive a two-phase stepper motor in the bipolar mode. The circuit consists of four input sections, a logic decoding/sequencing section, two driver-stages for the motor coils, and an output to indicate the Phase A drive state.

## Features

- Single Supply Operation: 7.2 to 16.5 V
- $350 \mathrm{~mA} /$ Coil Drive Capability
- Clamp Diodes Provided for Back-EMF Suppression
- Selectable $\overline{\mathrm{CW}} / \mathrm{CCW}$ and $\overline{\text { Full }} /$ Half Step Operation
- Selectable High/Low Output Impedance (Half Step Mode)
- TTL/CMOS Compatible Inputs
- Input Hysteresis: 400 mV Minimum
- Phase Logic Can Be Initialized to $\overline{\text { Phase A }}$
- $\overline{\text { Phase A Output Drive State Indication (Open-Collector) }}$
- $\mathrm{Pb}-$ Free Package is Available*


Figure 1. Representative Block Diagram

ORDERING INFORMATION

| Device | Operating <br> Temperature Range | Package | Shipping |
| :---: | :---: | :---: | :---: |
| MC3479P | $\mathrm{T}_{\mathrm{A}}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ | PDIP-16 | 25 Units / Rail |
|  |  | Pb-Free $)$ |  |

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com


MARKING DIAGRAM


A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
$\mathrm{G}=\mathrm{Pb}-$ Free Package

## PIN CONNECTIONS



INPUT TRUTH TABLE

|  | Input Low | Input High |
| :--- | :---: | :---: |
| $\overline{\text { CW/CCW }}$ | CW | CCW |
| Full/Half Step | Full Step | Half Step |
| OIC | Hi Z | Low Z |
| Clk | Positive Edge Triggered |  |

## MC3479

## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{M}}$ | +18 | Vdc |
| Clamp Diode Cathode Voltage (Pin 1) | $\mathrm{V}_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{M}}+5.0$ | Vdc |
| Driver Output Voltage | $\mathrm{V}_{\mathrm{OD}}$ | $\mathrm{V}_{\mathrm{M}}+6.0$ | Vdc |
| Drive Output Current/Coil | $\mathrm{I}_{\mathrm{OD}}$ | $\pm 500$ | mA |
| Input Voltage (Logic Controls) | $\mathrm{V}_{\mathrm{in}}$ | -0.5 to +7.0 | Vdc |
| Bias/Set Current | $\mathrm{I}_{\mathrm{BS}}$ | -10 | mA |
| Phase A Output Voltage | $\mathrm{V}_{\mathrm{OA}}$ | +18 | Vdc |
| Phase A Sink Current | $\mathrm{I}_{\mathrm{OA}}$ | 20 | mA |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | +150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Characteristic | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{M}}$ | +7.2 | +16.5 | Vdc |
| Clamp Diode Cathode Voltage | $\mathrm{V}_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{M}}$ | $\mathrm{V}_{\mathrm{M}}+4.5$ | Vdc |
| Driver Output Current (Per Coil) (Note 1) | $\mathrm{I}_{\mathrm{OD}}$ | - | 350 | mA |
| Input Voltage (Logic Controls) | $\mathrm{V}_{\text {in }}$ | 0 | +5.5 | Vdc |
| Bias/Set Current (Outputs Active) | $\mathrm{I}_{\mathrm{BS}}$ | -300 | -75 | $\mu \mathrm{~A}$ |
| Phase A Output Voltage | $\mathrm{V}_{\mathrm{OA}}$ | - | $\mathrm{V}_{\mathrm{M}}$ | Vdc |
| Phase A Sink Current | $\mathrm{I}_{\mathrm{OA}}$ | 0 | 8.0 | mA |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | 0 | +70 | ${ }^{\circ} \mathrm{C}$ |

1. See section on Power Dissipation in Application Information.

DC ELECTRICAL CHARACTERISTICS (Specifications apply over the recommended supply voltage and temperature range, (Notes 2, 3) unless otherwise noted.)

| Characteristic | Pins | Symbol | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |

INPUT LOGIC LEVELS

| Threshold Voltage (Low-to-High) | $\begin{aligned} & 7,8, \\ & 9,10 \end{aligned}$ | $\mathrm{V}_{\text {TLH }}$ | - | - | 2.0 | Vdc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Threshold Voltage (High-to-Low) |  | $\mathrm{V}_{\text {THL }}$ | 0.8 | - | - | Vdc |
| Hysteresis |  | $\mathrm{V}_{\text {HYS }}$ | 0.4 | - | - | Vdc |
| $\begin{gathered} \hline \text { Current: }\left(\mathrm{V}_{1}=0.4 \mathrm{~V}\right) \\ \left(\mathrm{V}_{1}=5.5 \mathrm{~V}\right) \\ \left(\mathrm{V}_{1}=2.7 \mathrm{~V}\right) \end{gathered}$ |  | IIL | -100 - - | - | $\begin{gathered} - \\ +100 \\ +20 \end{gathered}$ | $\mu \mathrm{A}$ |

## DRIVER OUTPUT LEVELS

| $\begin{array}{ll}\left.\text { Output High Voltage ( } \mathrm{I}_{\text {BS }}=-300 \mu \mathrm{~A}\right) & \begin{array}{l}\text { l } \\ \\ \mathrm{IOD}=-350 \mathrm{~mA} \\ \mathrm{OD}=-0.1 \mathrm{~mA}\end{array}\end{array}$ | $\begin{gathered} 2,3, \\ 14,15 \end{gathered}$ | $\mathrm{V}_{\text {OHD }}$ | $V_{M}-2.0$ $V_{M}-1.2$ | - | - | Vdc |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage ( $\mathrm{I}_{\mathrm{BS}}=-300 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{OD}}=350 \mathrm{~mA}$ ) |  | V OLD | - | - | 0.8 | Vdc |
| Differential Mode Output Voltage Difference (Note 4) $\left(\mathrm{l}_{\mathrm{BS}}=-300 \mu \mathrm{~A}, \mathrm{l}_{\mathrm{OD}}=350 \mathrm{~mA}\right)$ | 14, 15 | $\overline{\mathrm{DV}} \mathrm{OD}$ $\mathrm{CV}_{\mathrm{OD}}$ | - | - | $\begin{aligned} & 0.15 \\ & 0.15 \end{aligned}$ | Vdc |
| $\begin{array}{rr}\text { Output Leakage, } \mathrm{Hi} Z \text { State } & \left(0 \leq V_{O D} \leq V_{M}, I_{B S}=-5.0 \mu \mathrm{~A}\right) \\ \left(0 \leq V_{O D} \leq V_{M}, I_{B S}=-300 u A, F / H=2.0 V, O I C=0.8 \mathrm{~V}\right)\end{array}$ $\left(0 \leq \mathrm{V}_{\mathrm{OD}} \leq \mathrm{V}_{\mathrm{M}}, \mathrm{I}_{\mathrm{BS}}=-300 \mu \mathrm{~A}, \mathrm{~F} / \mathrm{H}=2.0 \mathrm{~V}, \mathrm{OIC}=0.8 \mathrm{~V}\right)$ | 14, 15 | $\begin{aligned} & \mathrm{I}_{\mathrm{OZ} 1} \\ & \mathrm{I}_{\mathrm{OZ2}} \end{aligned}$ | $\begin{aligned} & \hline-100 \\ & -100 \end{aligned}$ |  | $\begin{aligned} & +100 \\ & +100 \end{aligned}$ | $\mu \mathrm{A}$ |
| CLAMP DIODES |  |  |  |  |  |  |
| Forward Voltage ( $\left.\mathrm{I}_{\mathrm{D}}=350 \mathrm{~mA}\right)$ | $\begin{gathered} 1,2, \\ 3,14, \\ 15, \end{gathered}$ | $V_{\text {DF }}$ | - | 2.5 | 3.0 | Vdc |
| Leakage Current (Per Diode) (Pin $1=21 \mathrm{~V}$; Outputs $=0 \mathrm{~V}$; $\mathrm{I}_{\mathrm{BS}}=0 \mu \mathrm{~A}$ ) |  | IDR | - | - | 100 | $\mu \mathrm{A}$ |

## MC3479

DC ELECTRICAL CHARACTERISTICS (Specifications apply over the recommended supply voltage and temperature range,
(Notes 2, 3) unless otherwise noted.)

|  | Characteristic | Pins | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

POWER SUPPLY

| Power Supply Current |  | 16 |  |  |  |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{array}{r} \left(\mathrm{IOD}_{2}=0 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{BS}}=-300 \mu \mathrm{~A}\right) \\ \left(\mathrm{L1}=\mathrm{V}_{\mathrm{OHD}}, \mathrm{~L} 2=\mathrm{V}_{\mathrm{OLD}}, \mathrm{~L} 3=\mathrm{V}_{\mathrm{OHD}}, \mathrm{L4}=\mathrm{V}_{\mathrm{OLD}}\right) \\ \left(\mathrm{L1}=\mathrm{V}_{\mathrm{OHD}}, \mathrm{L2}=\mathrm{V}_{\mathrm{OLD}}, \mathrm{L3}=\mathrm{Hi}, \mathrm{Z}, \mathrm{L4}=\mathrm{Hi} \mathrm{Z}\right) \\ \left(\mathrm{L1}=\mathrm{V}_{\mathrm{OHD}}, \mathrm{L2}=\mathrm{V}_{\mathrm{OLD}}, \mathrm{L3}=\mathrm{V}_{\mathrm{OHD}}, \mathrm{L4}=\mathrm{V}_{\mathrm{OHD}}\right) \end{array}$ |  | $\begin{aligned} & I_{\mathrm{MW}} \\ & \mathrm{I}_{\mathrm{MZ}} \\ & \mathrm{I}_{\mathrm{MN}} \end{aligned}$ | - | - | 70 40 75 |  |

## BIAS/SET CURRENT

| To Set Phase A | 6 | $\mathrm{I}_{\mathrm{BS}}$ | -5.0 | - | - | $\mu \mathrm{A}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |

2. Algebraic convention rather than absolute values is used to designate limit values.
3. Current into a pin is designated as positive. Current out of a pin is designated as negative.
4. $D V_{O D}=\left|V_{O D 1,2}-V_{O D 3,4}\right|$ where $: V_{O D 1,2}=\left(V_{O H D 1}-V_{O L D 2}\right)$ or $\left(V_{O H D 2}-V_{O L D 1}\right)$, and $V_{O D 3,4}=\left(V_{O H D 3}-V_{O L D 4}\right)$ or $\left(V_{O H D 4}-V_{O L D 3}\right)$.

## PACKAGE THERMAL CHARACTERISTICS

| Characteristic | Symbol | Min | Typ | Max |
| :--- | :---: | :---: | :---: | :---: |
| Unit |  |  |  |  |
| Thermal Resistance, Junction-to-Ambient (No Heatsink) | $R_{\theta J A}$ | - | 45 | - |
| ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |  |

AC SWITCHING CHARACTERISTICS $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{M}}=12 \mathrm{~V}\right.$ ) (See Figures 2, 3, 4) (Notes 5, 6)

| Characteristic | Pins | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Frequency | 7 | $\mathrm{f}_{\mathrm{CK}}$ | 0 | - | 50 | kHz |
| Clock Pulse Width (High) | 7 | PW ${ }_{\text {CKH }}$ | 10 | - | - | $\mu \mathrm{s}$ |
| Clock Pulse Width (Low) | 7 | PW ${ }_{\text {CKL }}$ | 10 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { Bias/Set Pulse Width }}$ | 6 | $\mathrm{PW}_{\text {BS }}$ | 10 | - | - | $\mu \mathrm{S}$ |
| Setup Time ( $\overline{\mathrm{CW}} / \mathrm{CCW}$ and $\overline{\mathrm{F}} / \mathrm{HS}$ ) | $\begin{gathered} 10-7 \\ 9-7 \end{gathered}$ | $\mathrm{t}_{\text {su }}$ | 5.0 | - | - | $\mu \mathrm{S}$ |
| Hold Time (CW/CCW and F/HS) | $\begin{gathered} 10-7 \\ 9-7 \end{gathered}$ | $t_{\text {h }}$ | 10 | - | - | $\mu \mathrm{S}$ |
| Propagation Delay (Clk-to-Driver Output) |  | $t_{\text {PCD }}$ | - | 8.0 | - | $\mu \mathrm{s}$ |
| Propagation Delay (Bias/Set-to-Driver Output) |  | $t_{\text {PBSD }}$ | - | 1.0 | - | $\mu \mathrm{S}$ |
| Propagation Delay (Clk-to- $\overline{\text { Phase A Low) }}$ | 7-11 | tPHLA | - | 12 | - | $\mu \mathrm{s}$ |
| Propagation Delay (Clk-to-Phase A High) | 7-11 | $t_{\text {PLHA }}$ | - | 5.0 | - | $\mu \mathrm{s}$ |

5. Algebraic convention rather than absolute values is used to designate limit values.
6. Current into a pin is designated as positive. Current out of a pin is designated as negative.


Figure 2. AC Test Circuit


Note: $t_{r}, t_{f}(10 \%$ to $90 \%)$ for input signals are $\leqslant 25 \mathrm{~ns}$.

Figure 3. Bias/Set Timing (Refer to Figure 2)

## PIN FUNCTION DESCRIPTION

| Pin \# | Function | Symbol | Description |
| :---: | :---: | :---: | :---: |
| 16 | Power Supply | $\mathrm{V}_{\mathrm{M}}$ | Power supply pin for both the logic circuit and the motor coil current. Voltage range is +7.2 to +16.5 V . |
| $\begin{gathered} 4,5, \\ 12,13 \end{gathered}$ | Ground | GND | Ground pins for the logic circuit and the motor coil current. The physical configuration of the pins aids in dissipating heat from within the IC package. |
| 1 | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{D}}$ | This pin is used to protect the outputs where large voltage spikes may occur as the motor coils are switched. Typically a diode is connected between this pin and Pin 16. See Figure 12. |
| $\begin{gathered} 2,3, \\ 14,15 \end{gathered}$ | Driver Outputs | $\underset{\mathrm{L} 4}{\mathrm{~L} 1, \mathrm{~L} 2 \mathrm{~L} 3},$ | High current outputs for the motor coils. L1 and L2 are connected to one coil, and L3 and L4 to the other coil. |
| 6 | Bias/Set | $\overline{\mathrm{B}} / \mathrm{S}$ | This pin is typically 0.7 volts below $\mathrm{V}_{\mathrm{M}}$. The current out of this pin (through a resistor to ground) determines the maximum output sink current. If the pin is opened ( $l_{B S}<5.0 \mu \mathrm{~A}$ ) the outputs assume a high impedance condition, while the internal logic presets to a Phase A condition. |
| 7 | Clock | CIk | The positive edge of the clock input switches the outputs to the next position. This input has no effect if Pin 6 is open. |
| 9 | Full/Half Step | F/HS | When low (Logic "0"), each clock input pulse will cause the motor to rotate one full step. When high, each clock pulse will cause the motor to rotate one-half step. See Figure 7 for sequence. |
| 10 | Clockwise/ Counterclockwise | CW/CCW | This input allows reversing the rotation of the motor. See Figure 7 for sequence. |
| 8 | Output Impedance Control | OIC | This input is relevant only in the half step mode (Pin $9>2.0 \mathrm{~V}$ ). When low (Logic "0"), the two driver outputs of the non-energized coil will be in a high impedance condition. When high the same driver outputs will be at a low impedance referenced to $\mathrm{V}_{\mathrm{M}}$. See Figure 7. |
| 11 | Phase A | Ph A | This open-collector output indicates (when low) that the driver outputs are in the Phase $\overline{\mathrm{A}}$ condition ( $\mathrm{L} 1=\mathrm{L} 3=\mathrm{V}_{\mathrm{OHD}}, \mathrm{L} 2=\mathrm{L} 4=\mathrm{V}_{\mathrm{OLD}}$ ). |

## APPLICATION INFORMATION

## General

The MC3479 integrated circuit is designed to drive a stepper positioning motor in applications such as disk drives and robotics. The outputs can provide up to 350 mA to each of two coils of a two-phase motor. The outputs change state with each low-to-high transition of the clock input, with the new output state depending on the previous state, as well as the input conditions at the logic controls.

## Outputs

The outputs (L1-L4) are high current outputs (see Figure 5), which when connected to a two-phase motor, provide two full-bridge configurations (L3 and L4 are not shown in Figure 5). The polarities applied to the motor coils depend on which transistor ( $\mathrm{Q}_{\mathrm{H}}$ or $\mathrm{Q}_{\mathrm{L}}$ ) of each output is on, which in turn depends on the inputs and the decoding circuitry.


Figure 4. Clock Timing (Refer to Figure 2)


Figure 5. Output Stages

The maximum sink current available at the outputs is a function of the resistor connected between Pin 6 and ground (see section on $\overline{\mathrm{Bias}} /$ Set operation). Whenever the outputs
are to be in a high impedance state, both transistors $\left(\mathrm{Q}_{\mathrm{H}}\right.$ and $\mathrm{Q}_{\mathrm{L}}$ of Figure 5) of each output are off.

## $V_{D}$

This pin allows for provision of a current path for the motor coil current during switching, in order to suppress back-EMF voltage spikes. $\mathrm{V}_{\mathrm{D}}$ is normally connected to $\mathrm{V}_{\mathrm{M}}$ (Pin 16) through a diode (zener or regular), a resistor, or directly. The peaks instantaneous voltage at the outputs must not exceed $\mathrm{V}_{\mathrm{M}}$ by more than 6.0 V . The voltage drop across the internal clamping diodes must be included in this portion of the design (see Figure 6). Note the parasitic diodes (Figure 5) across each $\mathrm{Q}_{\mathrm{L}}$ of each output provide for a complete circuit path for the switched current.


Figure 6. Clamp Diode Characteristics

## Full/Half Step

When this input is at a Logic " 0 " ( $<0.8 \mathrm{~V}$ ), the outputs change a full step with each clock cycle, with the sequence direction depending on the $\overline{\mathrm{CW}} / \mathrm{CCW}$ input. There are four steps ( $\overline{\text { Phase A }}, \overline{\mathrm{B}}, \overline{\mathrm{C}}, \overline{\mathrm{D}}$ ) for each complete cycle of the sequencing logic. Current flows through both motor coils during each step, as shown in Figure 7.

When taken to a Logic "1" (>2.0 V), the outputs change a half step with each clock cycle, with the sequence direction depending on the $\overline{\mathrm{CW}} / \mathrm{CCW}$ input. Eight steps (Phase A to $\overline{\mathrm{H}})$ result for each complete cycle of the sequencing logic. Phase A, $\overline{\mathrm{C}}, \overline{\mathrm{E}}$ and $\overline{\mathrm{G}}$ correspond (in polarity) to Phase A, $\overline{\mathrm{B}}$, $\overline{\mathrm{C}}$, and $\overline{\mathrm{D}}$, respectively, of the full step sequence. $\overline{\text { Phase } \mathrm{B}}, \overline{\mathrm{D}}$, $\overline{\mathrm{F}}$ and $\overline{\mathrm{H}}$ provide current to one motor coil, while de-energizing the other coil. The condition of the outputs of the de-energized coil depends on the OIC input, see Figure 7 timing diagram.

## OIC

The output impedance control input determines the output impedance to the de-energized coil when operating in the half-step mode. When the outputs are in Phase B, $\overline{\mathrm{D}}, \overline{\mathrm{F}}$ or $\overline{\mathrm{H}}$ (Figure 7) and this input is at a Logic " 0 " ( $<0.8 \mathrm{~V}$ ), the two outputs to the de-energized coil are in a high impedance condition - $\mathrm{Q}_{\mathrm{L}}$ and $\mathrm{Q}_{\mathrm{H}}$ of both outputs (Figure 5) are off. When this input is at a Logic " 1 " ( $>2.0 \mathrm{~V}$ ), a low impedance output is provided to the de-energized coil as both outputs have $\mathrm{Q}_{\mathrm{H}}$ on ( $\mathrm{Q}_{\mathrm{L}}$ off). To complete the low impedance path requires connecting $\mathrm{V}_{\mathrm{D}}$ to $\mathrm{V}_{\mathrm{M}}$ as described elsewhere in this data sheet.

## Bias/Set

This pin can be used for three functions: a) determining the maximum output sink current; b) setting the internal logic to a known state; and c) reducing power consumption.
a) The maximum output sink current is determined by the base drive current supplied to the lower transistors ( $\mathrm{Q}_{\mathrm{L}}$ of Figure 5) of each output, which in turn, is a function of $\mathrm{I}_{\mathrm{BS}}$. The appropriate value of $\mathrm{I}_{\mathrm{BS}}$ can be approximated using Figure 11.

(c) Half Step Mode

Figure 7. Output Sequence

The value of $R_{B}$ (between this pin and ground) is then determined by:

$$
\mathrm{R}_{\mathrm{B}}=\frac{\mathrm{V}_{\mathrm{M}}-0.7 \mathrm{~V}}{\mathrm{I}_{\mathrm{BS}}}
$$

b) When this pin is opened (raised to $V_{M}$ ) such that $I_{B S}$ is $<5.0 \mu \mathrm{~A}$, the internal logic is set to the Phase A condition, and the four driver outputs are put into a high impedance state. The Phase A output (Pin 11) goes active (low), and input signals at the controls are ignored during this time. Upon re-establishing $\mathrm{I}_{\mathrm{BS}}$, the driver outputs become active, and will be in the Phase A position ( $\mathrm{L} 1=\mathrm{L} 3=\mathrm{V}_{\mathrm{OHD}}, \mathrm{L} 2=\mathrm{L} 4$ $\left.=\mathrm{V}_{\text {OLD }}\right)$. The circuit will then respond to the inputs at the controls.

The Set function (opening this pin) can be used as a powerup reset while supply voltages are settling. A CMOS logic gate (powered by $\mathrm{V}_{\mathrm{M}}$ ) can be used to control this pin as shown in Figure 12.
c) Whenever the motor is not being stepped, power dissipation in the IC and in the motor may be lowered by reducing $\mathrm{I}_{\mathrm{BS}}$, so as to reduce the output (motor) current. Setting $\mathrm{I}_{\mathrm{BS}}$ to $75 \mu \mathrm{~A}$ will reduce the motor current, but will not reset the internal logic as described above. See Figure 13 for a suggested circuit.

## Power Dissipation

The power dissipated by the MC3479 must be such that the junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ does not exceed $150^{\circ} \mathrm{C}$. The power dissipated can be expressed as:

$$
\mathrm{P}=\left(\mathrm{V}_{\mathrm{M}} \times \mathrm{I}_{\mathrm{M}}\right)+\left(2 \times \mathrm{I}_{\mathrm{OD}}\right)\left[\left(\mathrm{V}_{\mathrm{M}}-\mathrm{V}_{\mathrm{OHD}}\right)+\mathrm{V}_{\mathrm{OLD}}\right]
$$

where $\quad \mathrm{V}_{\mathrm{M}}=$ Supply voltage;
$\mathrm{I}_{\mathrm{M}}=$ Supply current other than $\mathrm{I}_{\mathrm{OD}}$;
$\mathrm{I}_{\mathrm{OD}}=$ Output current to each motor coil;
$\mathrm{V}_{\mathrm{OHD}}=$ Driver output high voltage;
$\mathrm{V}_{\text {OLD }}=$ Driver output low voltage.
The power supply current $\left(\mathrm{I}_{\mathrm{M}}\right)$ is obtained from Figure 8. After the power dissipation is calculated, the junction temperature can be calculated using:
$\mathrm{T}_{\mathrm{J}}=\left(\mathrm{P} \times \mathrm{R}_{\theta \mathrm{JA}}\right)+\mathrm{T}_{\mathrm{A}}$
where $\mathrm{R}_{\theta \mathrm{JA}}=$ Junction-to-ambient thermal resistance ( $52^{\circ} \mathrm{C} / \mathrm{W}$ for the DIP, $72^{\circ} \mathrm{C} / \mathrm{W}$ for the FN Package);
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature.


Figure 8. Power Supply Current

For example, assume an application where $\mathrm{V}_{\mathrm{M}}=12 \mathrm{~V}$, the motor requires $200 \mathrm{~mA} /$ coil, operating at room temperature with no heatsink on the IC. From Figure 11, $\mathrm{I}_{\mathrm{BS}}$ is determined to be $95 \mu \mathrm{~A}$.
$R_{B}$ is calculated:

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{B}}=(12-0.7) \mathrm{V} / 95 \mu \mathrm{~A} \\
& \mathrm{R}_{\mathrm{B}}=118.9 \mathrm{k} \Omega
\end{aligned}
$$

From Figure $8, \mathrm{I}_{\mathrm{M}}$ (max) is determined to be 22 mA . From Figure 9, $\mathrm{V}_{\mathrm{OLD}}$ is 0.46 V , and from Figure $10,\left(\mathrm{~V}_{\mathrm{M}}-\mathrm{V}_{\mathrm{OHD}}\right)$ is 1.4 volts.

$$
\begin{aligned}
& \mathrm{P}=(12 \times 0.022)+(2 \times 0.2)(1.4+0.46) \\
& \mathrm{P}=1.01 \mathrm{~W}
\end{aligned}
$$



Figure 10. Maximum Saturation Voltage Driver Output High


Figure 9. Maximum Saturation Voltage Driver Output Low

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{J}}=\left(1.01 \mathrm{~W} \times 52^{\circ} \mathrm{C} / \mathrm{W}\right)+25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{J}}=77.5^{\circ} \mathrm{C}
\end{aligned}
$$

This temperature is well below the maximum limit. If the calculated $\mathrm{T}_{\mathrm{J}}$ had been higher than $150^{\circ} \mathrm{C}$, a heatsink such as the Staver Co. V-7 Series, Aavid \#5802, or Thermalloy $\# 6012$ could be used to reduce $\mathrm{R}_{\theta \mathrm{JA}}$. In extreme cases, forced air cooling should be considered.
The above calculation, and $\mathrm{R}_{\theta \mathrm{JA}}$, assumes that a ground plane is provided under the MC3479 (either or both sides of the PC board) to aid in the heat dissipation. Single nominal width traces leading from the four ground pins should be avoided as this will increase $\mathrm{T}_{\mathrm{J}}$, as well as provide potentially disruptive ground noise and $\mathrm{I}_{\mathrm{R}}$ drops when switching the motor current.


Figure 11. Bias/Set Current - Output Drive Current

## MC3479



Figure 12. Typical Applications Circuit


- Suggested value for $R_{B 1}\left(V_{M}=12 \mathrm{~V}\right)$ is $150 \mathrm{k} \Omega$.
- $\mathrm{R}_{\mathrm{B}}$ calculation (see text) must take into account the current through $\mathrm{R}_{\mathrm{B} 1}$.

Figure 13. Power Reduction

## PACKAGE DIMENSIONS

PDIP-16
CASE 648C-04
ISSUE D


ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

ON Semiconductor:
MC3479P MC3479PG

